Local DC electrical measurements were carried out to clarify the electrical properties of the grain boundaries of La 2/3¹x Li 3x TiO 3 ceramics. The I-Time curves exhibited a steep current decay with respect to time. The curves showed that the grain boundaries exhibited two types of behaviours. Partial grain boundaries were found to exhibit a higher current flow than the other curves. An equivalent circuit analysis was conducted with a circuit consisting of both resistance and capacitance components. The analysis results indicated that the partial grain boundary exhibited a larger capacitance, which was regarded as being the origin of the higher current flow. The increased capacitance was explained by the piling up of ions near the grain boundary, as a result of the boundary layer capacitance effect. These findings indicate that the conductivity of La 2/3¹x Li 3x TiO 3 ceramics could possibly be improved by controlling the electrical properties of the grain boundaries themselves, rather than by simply reducing the density.
Introduction
Solid electrolytes are essential to the realization of all-solidbatteries. Solid electrolyte materials are roughly divided into sulphides and oxides. Although sulphide solid electrolytes tend to exhibit a higher conductivity than oxides, they have problems with regard to their thermal stability. 1) Oxides are more stable than sulphides. Thus, they are expected to find uses in a range of applications, even near heat sources. One candidate oxide is La 2/3¹x Li 3x TiO 3 (LLTO), which exhibits an attractive bulk conductivity of 10 ¹3 S/cm. 2)8) However, it has been found that the resistivity of the grain boundaries may suppress the high conductivity. 9) This high grain boundary resistivity is seen as being a disadvantage that would prevent the practical application of the material. Although many previous studies have investigated the grain interiors, information about the electrical properties of grain boundaries tends to rely on macroscopic impedance spectroscopy.
2),6),10), 11) In this context, Inaguma et al. succeeded in improving the conductivity by reducing the density of the grain boundaries, and proposed that LLTO materials could potentially be used as separators in a Li-air battery. 12) As described above, there is a need to control the grain boundaries if LLTO is to be put to practical use. Moreover, it was revealed that the partial grain boundaries exhibit lower Li concentrations, which would adversely affect the conductivity. 13) As described above, although some recent studies have focused on the LLTO grain boundaries, there have been no reports on the local microscopic electrical properties of the grain boundaries. In this study, therefore, we set out to investigate the local electrical properties of the LLTO grain boundaries.
Experimental procedure
Samples of La 0.57 Li 0.29 TiO 3 ceramic (synthesized by Toho Titanium) were thermal-etched in air at 1200°C for 30 min at a heating rate of 10°C/min. The samples were then left in the furnace and allowed to cool to room temperature. The samples were then cut into square plates measuring 10 mm © 10 mm © 1 mm. Pt-electrodes were fabricated by sputtering on both sides of the plates. The bulk impedance of the samples was measured using a 4284A impedance analyser (Agilent Technologies) within a frequency range of 20 Hz1 MHz and at an AC voltage of 100 mV rms . The local electrical properties were measured by using a B1500A semiconductor analyser (Agilent) and an N-2000SS probing system (Hitachi Hi-Technology). Two contact probes, made of tungsten with a diameter of 500 nm, were used with the N-2000SS. Measurements of the time-dependence of the current, that is, I-Time measurements, were carried out using the 2-terminal method and evaluated by applying a constant voltage of +5 V. The measurements were conducted 16 times. Figure 1 shows Nyquist plots of the bulk impedance measurement. The inset shows the equivalent circuit used for the calculation. The results of the impedance spectrum were analysed using the circuit model, a series of R c and three CPE n ¹ R n or C n ¹ R n parallel circuits (n = 1, 2, 3). As described in a previous report, each parallel circuit corresponded to the grain interior, grain boundary, and electrode interface, respectively.
Results and discussion
2) The conductivities of each resistance component were 2.2 © 10 ¹3 , 2.5 © 10 ¹4 , and 1.0 © 10 ¹5 S/cm, respectively. According to the previous report, the conductivities of the grain interior and grain boundary were 1.6 © 10 ¹3 and 2.4 © 10 ¹4 S/cm. 12) In spite of higher resistance in electrode interface due to blocking Pt electrode, our results were in good agreement with those described in Ref. 12 . Figure 2 shows SEM images of the I-Time measurements of the grain interior and grain boundary. These measurements were named "Grain measurement" and "Boundary measurement", respectively. The grain boundaries could be clearly observed in the images and all the grain boundaries exhibited a homogeneous shape. Figure 3 shows the results of the I-Time measurements. All of the results exhibit a steep current decay with respect to time. The curves of the plots appear to be similar to each other, in qualitative terms. However, the results of the Boundary measurements exhibit two different quantitative behaviours, depending on where they were probed. Each boundary is termed "Boundary A" and "Boundary B" in this paper. "Boundary A" plots were similar to those for the "Grain measurement". On the other hand, "Boundary B" exhibited a higher current flow than that of "Grain measurement". The current values for all the measurements decreased over time. Thus, it proved difficult to find any difference in each measurement over 30 s because of the degradation of the S/N ratio. To compare the difference between "Boundary A" and "Boundary B", therefore, we analysed the results by using the equivalent circuit model shown in Fig. 4 . Both the plot for "Grain measurement" and that for "Boundary measurement" were expressed using the same equivalent circuit. The equations for calculating the circuit parameters are shown in Eqs. (1)(3).
R n,l and C n,l (n = 1, 2, 3) in the equations refer to the resistance and capacitance components of each parallel circuit. R c,l represents the contact resistance. Q n,t (n = 1, 2, 3) means the charge of each capacitance component. V indicates the applied voltage, which was +5 V in this case. I t is the current flow through R c,l . The results obtained between 0.05 and 30 s were used for the analysis and the time was divided into small segments (¦t) of 0.5 msec. Q n,t and I t were calculated from Q n,t in the previous segment (Q n,t¹1 ), using Eqs. (1) and (2) . The initial conditions of Q 1,0 , Q 2,0 , Q 3,0 , and I 0 were calculated using Eq. (3). The circuit parameters of R n,l , C n,l , and R c,l were optimized using the leastsquares method.
The calculated curves are shown in Fig. 3 with solid lines. The analysed parameter of R c,l with a standard deviation was found to be 41 « 4 G³ for every "Grain measurement" and "Boundary measurement". The resistance value of each R n,l was R 1,l = 4.4 © 10 10 ³, R 2,l = 4.2 © 10 11 ³, and R 3,l = 5.2 © 10 12 ³, respectively. The obtained resistances were higher than those obtained with the bulk impedance measurements, which may be due to the smaller contact area. Rough estimation of contact resistance was examined using 3, 25, and 200¯m contact probes. Relationship between contact resistance and probe diameter was investigated by impedance measurements. A contact resistance with 500 nm probes was estimated by an extrapolated curve. According to the estimation, it found to be reasonable that contact resistance reached to T³ range with 500 nm probes.
The values obtained by the absolute measurement method were influenced by the sample conditions, including the contact resistance and parasitic impedance. Thus, comparisons of the "Grain measurement" and "Boundary measurement" were conducted using the same sample and a probe with the same probe distance to eliminate the disturbances described above. The current ratios of the "Boundary measurement" to the "Grain measurement" were calculated by using the measured current values at 0.05 s (abbreviated to I 0.05 ). Figure 5 (a) shows a histogram of the current ratios of the "Boundary measurement" to the "Grain measurement". The histogram exhibited two peaks with peak centres at 1.0 and 2.0. We consider that the origin of the two peaks is the coexistence of "Boundary A" and "Boundary B" in the polycrystalline sample. This indicated the existence of two types of grain boundaries. The prediction corresponds to the previous work by Cheng et al., who described the existence of two kinds of grain boundaries in 13) The measurement data were sorted into "Boundary A" and "Boundary B" by supposing normal distribution. Figure 5(b) shows the current ratios I 0.05 of "Grain", "Boundary A", and "Boundary B". The error bars indicate ranges of « 1·. The measured data for "Boundary B" were significantly different from those for "Boundary A" and "Grain interior". Figure 6 shows histograms of the R n,l and C n,l ratio of "Boundary measurement" to "Grain measurement". As can be seen from the histograms, "Boundary A" and "Boundary B" are distinct and expressed by different patterns, that is, "Boundary B" tends to exhibit a higher C 2,l and C 3,l than "Boundary A". On the other hand, there is no significant difference in R 1,l , R 2,l , R 3,l , and C 1,l . Therefore, the higher current values of "Boundary B" were due to the increased capacitance values of C 2,l and C 3,l .
The boundary layer capacitance (BLC) model was considered as a possible explanation for the capacitance differences. 14),15) A semi-conductive grain interior and insulating grain boundary are known to cause charges to accumulate in the region of a grain boundary, giving rise to the BLC. The concept of the BLC is often applied to electron conduction, but it is assumed that the phenomenon also occurs with ionic conduction. That is, it is supposed that the grain boundaries act as capacitors due to their having an ionic-insulating property. According to the results of previous studies, the grain boundaries of LLTO are regarded as being obstacles to the current flow.
11),13) The present study elucidated that the grain boundaries exhibit capacitive behaviours due to the insulating grain boundaries.
Based on the BLC model, "Boundary B" should exhibit a higher resistance than "Boundary A" because of the insulating grain boundaries. However, the resistance gap between "Boundary A" and "Boundary B" was not observed in Fig. 6 . As shown Fig. 7 , the measurements were executed in a transient state in which the current through the capacitance components were dominant. On the other hand, the current through the resistance components is considered to be dominant in the steady state. Unfortunately, the currents to be measured were quite small in the steady state, resulting in poor signal quality due to the S/N ratio. This measurement limitation prevents the precise determination of the resistance components. Therefore, a resistance gap between "Boundary A" and "Boundary B" was not observed. 6 . Histograms of R n,l , C n,l components (n = 13) of "Boundary measurement", relative to "Grain measurement". Figures (a)(c) correspond to R n,l and (d)(f ) to C n,l . The filled green colour bars mean "Boundary A", while those with brown with white dots mean "Boundary B". Fig. 7 . Assumed I-Time curves of "Grain measurement", "Boundary A measurement", and "Boundary B measurement". The upper graph compares the "Grain measurement" and "Boundary A measurement". The bottom graph compares the "Grain measurement" and "Boundary B measurement". Figure 8 shows schematic illustrations explaining the movement of the charge in each measurement. As shown in the figures, the grain boundaries have capacitance components. It is usually thought that the current density is largest along the straight line between both proving points, because the maximum potential gradient is consistent with the line. However, in the transient state, the current flows through not only the line segment between the two probes, but also through the surrounding capacitive grain boundary (indicated as C sur ). Thus, the grain boundary response is also observed in the "Grain measurement". Therefore, all of the I-Time curves including that for the "Grain measurement" were expressed as a series of R c and three RC parallel circuits shown in Fig. 4 . Since the currents through the surrounding grain boundaries were assumed to be rejected, given the comparison of the two measurements in Figs. 5(a) and 6, an increased current flow was observed when the capacitive grain boundary was located between the two probes (indicated as C line ). The current flow through the grain boundaries was suppressed in the steady state because the grain boundary capacitance was fully charged. Thus, the current through the resistive grain interior should be dominant in the steady state.
In this study, we found that the LLTO grain boundaries were divided into two types, based on the difference between the capacitance components. The Ref. 13 describes about the existence of two types of grain boundaries due to different Li concentration. Thus, origin of BLC was considered relating to Li concentration at grain boundaries. Moreover, we set out to investigate how the synthesis process affects the grain boundary capacitance. Our findings gave rise to some new ideas for improving LLTO ceramics by controlling the electrical properties of the grain boundary itself, not simply by reducing the density.
Conclusion
The local electrical properties of the La 2/3¹x Li 3x TiO 3 grain boundary were investigated. An equivalent circuit analysis was carried out with I-Time measurements. The equivalent circuit consisted of resistance and capacitance components. The I-Time curves of the partial grain boundaries exhibited a larger current flow than the others. The difference was explained by the increased grain-boundary capacitance. The application of the boundary layer capacitance model successfully explained the increased capacitance. 
